[llvm] [AMDGPU][NFC] Correct description (PR #112847)
via llvm-commits
llvm-commits at lists.llvm.org
Fri Oct 18 00:16:11 PDT 2024
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-amdgpu
Author: Mariusz Sikora (mariusz-sikora-at-amd)
<details>
<summary>Changes</summary>
---
Full diff: https://github.com/llvm/llvm-project/pull/112847.diff
1 Files Affected:
- (modified) llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp (+2-2)
``````````diff
diff --git a/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp b/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp
index 5b74022457c261..722a79be915dcb 100644
--- a/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp
+++ b/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp
@@ -41,9 +41,9 @@
/// %sgpr0 = S_OR_SAVEEXEC_B64 %sgpr0 // Restore the exec mask for the Then
/// // block
/// %exec = S_XOR_B64 %sgpr0, %exec // Update the exec mask
-/// S_BRANCH_EXECZ label1 // Use our branch optimization
+/// S_CBRANCH_EXECZ label1 // Use our branch optimization
/// // instruction again.
-/// %vgpr0 = V_SUB_F32 %vgpr0, %vgpr // Do the THEN block
+/// %vgpr0 = V_SUB_F32 %vgpr0, %vgpr // Do the ELSE block
/// label1:
/// %exec = S_OR_B64 %exec, %sgpr0 // Re-enable saved exec mask bits
//===----------------------------------------------------------------------===//
``````````
</details>
https://github.com/llvm/llvm-project/pull/112847
More information about the llvm-commits
mailing list