[llvm] [AMDGPU] Implement hasAndNot for scalar bitwise AND-NOT operations. (PR #112647)

Harrison Hao via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 17 23:29:46 PDT 2024


================
@@ -14797,16 +14875,19 @@ SDValue SITargetLowering::performClampCombine(SDNode *N,
   return SDValue(CSrc, 0);
 }
 
-
 SDValue SITargetLowering::PerformDAGCombine(SDNode *N,
                                             DAGCombinerInfo &DCI) const {
+  SelectionDAG &DAG = DCI.DAG;
----------------
harrisonGPU wrote:

I have already remove it.

https://github.com/llvm/llvm-project/pull/112647


More information about the llvm-commits mailing list