[llvm] [InstCombine] Set `samesign` when converting signed predicates into unsigned (PR #112642)

[Nikita Popov via llvm-commits]

================
@@ -1,5 +1,5 @@
 ; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
-; RUN: opt < %s -passes=instcombine -S | FileCheck %s
+; RUN: opt < %s -passes="instcombine<no-verify-fixpoint>" -S | FileCheck %s
----------------
nikic wrote:

What's the issue here?

https://github.com/llvm/llvm-project/pull/112642