[llvm] [PowerPC] Expand global named register support (PR #112603)
via llvm-commits
llvm-commits at lists.llvm.org
Wed Oct 16 12:50:06 PDT 2024
github-actions[bot] wrote:
<!--LLVM CODE FORMAT COMMENT: {clang-format}-->
:warning: C/C++ code formatter, clang-format found issues in your code. :warning:
<details>
<summary>
You can test this locally with the following command:
</summary>
``````````bash
git-clang-format --diff fc362521a3a5d67e3059ca02b504d87c32ede02b 7907275d8dd3476d8d5beb01d875745b670d1977 --extensions cpp -- llvm/lib/Target/PowerPC/PPCISelLowering.cpp
``````````
</details>
<details>
<summary>
View the diff from clang-format here.
</summary>
``````````diff
diff --git a/llvm/lib/Target/PowerPC/PPCISelLowering.cpp b/llvm/lib/Target/PowerPC/PPCISelLowering.cpp
index 98b0a5ad4d..c10469730c 100644
--- a/llvm/lib/Target/PowerPC/PPCISelLowering.cpp
+++ b/llvm/lib/Target/PowerPC/PPCISelLowering.cpp
@@ -17322,7 +17322,7 @@ SDValue PPCTargetLowering::LowerFRAMEADDR(SDValue Op,
#define GET_REGISTER_MATCHER
#include "PPCGenAsmMatcher.inc"
-Register PPCTargetLowering::getRegisterByName(const char* RegName, LLT VT,
+Register PPCTargetLowering::getRegisterByName(const char *RegName, LLT VT,
const MachineFunction &MF) const {
bool Is64Bit = Subtarget.isPPC64() && VT == LLT::scalar(64);
@@ -17331,8 +17331,8 @@ Register PPCTargetLowering::getRegisterByName(const char* RegName, LLT VT,
Register Reg = MatchRegisterName(RegName);
if (!Reg)
- report_fatal_error(Twine("Invalid global name register \""
- + StringRef(RegName) + "\"."));
+ report_fatal_error(
+ Twine("Invalid global name register \"" + StringRef(RegName) + "\"."));
// Convert GPR to GP8R register for 64bit.
if (Is64Bit && StringRef(RegName).starts_with_insensitive("r"))
``````````
</details>
https://github.com/llvm/llvm-project/pull/112603
More information about the llvm-commits
mailing list