[llvm] [RISCV] Promote fixed-length bf16 arith vector ops with zvfbfmin (PR #112393)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 15 10:23:07 PDT 2024


================
@@ -1380,6 +1380,13 @@ RISCVTargetLowering::RISCVTargetLowering(const TargetMachine &TM,
               {ISD::VP_MERGE, ISD::VP_SELECT, ISD::VSELECT, ISD::SELECT}, VT,
               Custom);
           // TODO: Promote to fp32.
----------------
topperc wrote:

Remove the TODO?

https://github.com/llvm/llvm-project/pull/112393


More information about the llvm-commits mailing list