[llvm] [RISCV] Add missing assembler test case for c.addi zero, 0. NFC (PR #112291)
Yingwei Zheng via llvm-commits
llvm-commits at lists.llvm.org
Mon Oct 14 18:29:58 PDT 2024
================
@@ -147,6 +147,11 @@ c.sub a4, a5
# CHECK-ASM: encoding: [0x01,0x00]
# CHECK-NO-EXT: error: instruction requires the following: 'C' (Compressed Instructions) or 'Zca' (part of the C extension, excluding compressed floating point loads/stores){{$}}
c.nop
+# CHECK-ASM: c.addi zero, 0
----------------
dtcxzyw wrote:
The spec says "C.ADDI is only valid when rd≠x0 and imm≠0".
https://github.com/llvm/llvm-project/pull/112291
More information about the llvm-commits
mailing list