[llvm] [AMDGPU] Tidy SIPreAllocateWWMRegs after recent changes (NFCI) (PR #111967)

Carl Ritson via llvm-commits llvm-commits at lists.llvm.org
Fri Oct 11 05:52:49 PDT 2024


================
@@ -111,7 +111,9 @@ body:             |
   ; GCN-NEXT:   $sgpr22 = IMPLICIT_DEF
   ; GCN-NEXT:   $vgpr5 = IMPLICIT_DEF
   ; GCN-NEXT:   $vgpr5 = SI_SPILL_S32_TO_VGPR $sgpr22, 0, killed $vgpr5
+  ; GCN-NEXT:   $sgpr0 = ENTER_STRICT_WWM -1, implicit-def $exec, implicit-def $scc, implicit $exec
----------------
perlfu wrote:

MIR test contained V_SET_INACTIVE outside of WWM, which is something we shouldn't be generating.
This updates the test input to match expected code gen.

https://github.com/llvm/llvm-project/pull/111967


More information about the llvm-commits mailing list