[llvm] [RISCV][ISel] Allow emitting `addiw` with u32simm12 rhs (PR #111116)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Fri Oct 4 09:53:48 PDT 2024

Previous message: [llvm] [RISCV][ISel] Allow emitting `addiw` with u32simm12 rhs (PR #111116)
Next message: [llvm] [RISCV][ISel] Allow emitting `addiw` with u32simm12 rhs (PR #111116)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/111116

Previous message: [llvm] [RISCV][ISel] Allow emitting `addiw` with u32simm12 rhs (PR #111116)
Next message: [llvm] [RISCV][ISel] Allow emitting `addiw` with u32simm12 rhs (PR #111116)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list