[llvm] [RISCV][DAGCombine] Combine `sext_inreg (shl X, Y), i32` into `sllw X, Y` (PR #111101)
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Thu Oct 3 23:08:57 PDT 2024
https://github.com/topperc approved this pull request.
LGTM
https://github.com/llvm/llvm-project/pull/111101
More information about the llvm-commits
mailing list