[llvm] [RISCV] Add 32 bit GPR sub-register for Zfinx. (PR #108336)

Yingwei Zheng via llvm-commits llvm-commits at lists.llvm.org
Sat Sep 28 01:42:32 PDT 2024

Previous message: [llvm] [RISCV] Add 32 bit GPR sub-register for Zfinx. (PR #108336)
Next message: [llvm] [RISCV] Add 32 bit GPR sub-register for Zfinx. (PR #108336)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/dtcxzyw approved this pull request.

LGTM. Please wait for additional approval from other reviewers :)


https://github.com/llvm/llvm-project/pull/108336

Previous message: [llvm] [RISCV] Add 32 bit GPR sub-register for Zfinx. (PR #108336)
Next message: [llvm] [RISCV] Add 32 bit GPR sub-register for Zfinx. (PR #108336)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list