[llvm] [SandboxVec][DAG] Implement DGNode::isMem() (PR #109504)
    Thorsten Schütt via llvm-commits 
    llvm-commits at lists.llvm.org
       
    Sat Sep 21 08:46:18 PDT 2024
    
    
  
================
@@ -46,6 +53,9 @@ class DGNode {
   }
   /// \Returns true if there is a memory dependency N->this.
   bool hasMemPred(DGNode *N) const { return MemPreds.count(N); }
+  /// \Returns true if this may read/write memory, or if it has some ordering
+  /// constraings, like with stacksave/stackrestore and alloca/inalloca.
----------------
tschuett wrote:
same here: constraings
https://github.com/llvm/llvm-project/pull/109504
    
    
More information about the llvm-commits
mailing list