[clang] [llvm] [X86][AVX10.2] Support AVX10.2 MOVZXC new Instructions. (PR #108537)
Phoebe Wang via llvm-commits
llvm-commits at lists.llvm.org
Fri Sep 13 18:12:16 PDT 2024
================
@@ -38197,7 +38197,8 @@ static bool matchUnaryShuffle(MVT MaskVT, ArrayRef<int> Mask,
// Match against a VZEXT_MOVL instruction, SSE1 only supports 32-bits (MOVSS).
if (((MaskEltSize == 32) || (MaskEltSize == 64 && Subtarget.hasSSE2()) ||
- (MaskEltSize == 16 && Subtarget.hasFP16())) &&
+ (MaskEltSize == 16 &&
+ (Subtarget.hasFP16() || Subtarget.hasAVX10_2()))) &&
----------------
phoebewang wrote:
This is not necessary. AVX10.2 implies FP16.
https://github.com/llvm/llvm-project/pull/108537
More information about the llvm-commits
mailing list