[llvm] [X86][AVX10.2] Support AVX10.2-COMEF new instructions. (PR #108063)
via llvm-commits
llvm-commits at lists.llvm.org
Fri Sep 13 02:03:37 PDT 2024
================
@@ -26060,22 +26060,43 @@ SDValue X86TargetLowering::LowerINTRINSIC_WO_CHAIN(SDValue Op,
if (CC == ISD::SETLT || CC == ISD::SETLE)
std::swap(LHS, RHS);
- SDValue Comi = DAG.getNode(IntrData->Opc0, dl, MVT::i32, LHS, RHS);
+ // For AVX10.2, Support EQ and NE
+ bool HasAVX10_2_COMX =
+ Subtarget.hasAVX10_2() && (CC == ISD::SETEQ || CC == ISD::SETNE);
+
+ // AVX10.2 COMPARE supports only v2f64, v4f32 or v8f16
+ // For BF type we need to fall back
+ bool HasAVX10_2_COMX_Ty = (LHS.getSimpleValueType() != MVT::v8bf16);
+
+ auto ComiOpCode = IntrData->Opc0;
+ auto isUnordered = (ComiOpCode == X86ISD::UCOMI);
+
+ if (HasAVX10_2_COMX && HasAVX10_2_COMX_Ty)
+ ComiOpCode = isUnordered ? X86ISD::UCOMX : X86ISD::COMX;
+
+ SDValue Comi = DAG.getNode(ComiOpCode, dl, MVT::i32, LHS, RHS);
+
SDValue SetCC;
switch (CC) {
- case ISD::SETEQ: { // (ZF = 0 and PF = 0)
+ case ISD::SETEQ: {
SetCC = getSETCC(X86::COND_E, Comi, dl, DAG);
+ if (HasAVX10_2_COMX & HasAVX10_2_COMX_Ty) // ZF == 1
+ break;
+ // (ZF = 1 and PF = 0)
SDValue SetNP = getSETCC(X86::COND_NP, Comi, dl, DAG);
SetCC = DAG.getNode(ISD::AND, dl, MVT::i8, SetCC, SetNP);
break;
}
- case ISD::SETNE: { // (ZF = 1 or PF = 1)
+ case ISD::SETNE: {
SetCC = getSETCC(X86::COND_NE, Comi, dl, DAG);
+ if (HasAVX10_2_COMX & HasAVX10_2_COMX_Ty) // ZF == 0
+ break;
+ // (ZF = 1 or PF = 0)
----------------
mahesh-attarde wrote:
done
https://github.com/llvm/llvm-project/pull/108063
More information about the llvm-commits
mailing list