[llvm] [mlir] [MLIR][ROCDL] Add dynamically legal ops to LowerGpuOpsToROCDLOpsPass (PR #108302)

Paul C Fuqua via llvm-commits llvm-commits at lists.llvm.org
Thu Sep 12 10:27:50 PDT 2024

Previous message: [llvm] [mlir] [MLIR][ROCDL] Add dynamically legal ops to LowerGpuOpsToROCDLOpsPass (PR #108302)
Next message: [llvm] [RISCV] Lower interleave + deinterleave for zvfhmin and zvfbfmin (PR #108404)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

pcf000 wrote:

Transient failure, builds 4876 and 4877 had no problems.

https://github.com/llvm/llvm-project/pull/108302

Previous message: [llvm] [mlir] [MLIR][ROCDL] Add dynamically legal ops to LowerGpuOpsToROCDLOpsPass (PR #108302)
Next message: [llvm] [RISCV] Lower interleave + deinterleave for zvfhmin and zvfbfmin (PR #108404)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list