[llvm] [RISCV] Expand bf16 vector truncstores and extloads (PR #108235)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Wed Sep 11 10:15:27 PDT 2024

Previous message: [llvm] [RISCV] Expand bf16 vector truncstores and extloads (PR #108235)
Next message: [llvm] 35e27c0 - [AMDGPU][True16][MC] 16bit vsrc and vdst support in MC (#104510)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/108235

Previous message: [llvm] [RISCV] Expand bf16 vector truncstores and extloads (PR #108235)
Next message: [llvm] 35e27c0 - [AMDGPU][True16][MC] 16bit vsrc and vdst support in MC (#104510)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list