[clang] [llvm] [Clang][LLVM][AArch64] Add intrinsic for LUTI4 SME2 instruction (PR #97755)
via llvm-commits
llvm-commits at lists.llvm.org
Tue Sep 10 09:31:10 PDT 2024
================
@@ -410,7 +410,7 @@ class AArch64DAGToDAGISel : public SelectionDAGISel {
}
void SelectMultiVectorLuti(SDNode *Node, unsigned NumOutVecs, unsigned Opc,
- uint32_t MaxImm);
+ uint32_t MaxImm, bool IsMultiVector = false);
----------------
SpencerAbson wrote:
nit: Could this `bool` be renamed to something like `AreIndicesMultiVector`?
https://github.com/llvm/llvm-project/pull/97755
More information about the llvm-commits
mailing list