[llvm] [DAG] isKnownNeverZero - add more cases for UDIV, SDIV, SRA, and SRL operations (PR #89522)

Rose Silicon via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 10 06:15:16 PDT 2024

Previous message: [llvm] [CodeGenPrepare] Resolve TODO: Treat disjoint-or as an add (PR #88667)
Next message: [llvm] [CodeGen] Resolve FIXME: Use findPHICopyInsertPoint to find the right place to copy InlineBR blocks (PR #89556)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RSilicon closed https://github.com/llvm/llvm-project/pull/89522

Previous message: [llvm] [CodeGenPrepare] Resolve TODO: Treat disjoint-or as an add (PR #88667)
Next message: [llvm] [CodeGen] Resolve FIXME: Use findPHICopyInsertPoint to find the right place to copy InlineBR blocks (PR #89556)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list