[llvm] [ADT] Require base equality in indexed_accessor_iterator::operator==() (PR #107856)

[River Riddle via llvm-commits]

https://github.com/River707 approved this pull request.

LGTM, I don't remember this actually being a requirement in practice, it should be fine!

https://github.com/llvm/llvm-project/pull/107856