[llvm] [AArch64] replace SVE intrinsics with no active lanes with zero (PR #107413)

via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 9 02:28:08 PDT 2024

Previous message: [llvm] d57be19 - [AArch64] replace SVE intrinsics with no active lanes with zero (#107413)
Next message: [llvm] b98aa6f - [X86] LowerABD - lower i8/i16 cases directly to CMOV(SUB(X,Y),SUB(Y,X)) pattern
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/Lukacma closed https://github.com/llvm/llvm-project/pull/107413

Previous message: [llvm] d57be19 - [AArch64] replace SVE intrinsics with no active lanes with zero (#107413)
Next message: [llvm] b98aa6f - [X86] LowerABD - lower i8/i16 cases directly to CMOV(SUB(X,Y),SUB(Y,X)) pattern
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list