[llvm] b0ae93e - [AArch64] Add more type combinations to vector fp conversion cost tests.
Florian Hahn via llvm-commits
llvm-commits at lists.llvm.org
Fri Sep 6 06:50:12 PDT 2024
Author: Florian Hahn
Date: 2024-09-06T14:49:45+01:00
New Revision: b0ae93e847141becea7a2eeff35dc566110c1f58
URL: https://github.com/llvm/llvm-project/commit/b0ae93e847141becea7a2eeff35dc566110c1f58
DIFF: https://github.com/llvm/llvm-project/commit/b0ae93e847141becea7a2eeff35dc566110c1f58.diff
LOG: [AArch64] Add more type combinations to vector fp conversion cost tests.
Generealize test coverage for https://github.com/llvm/llvm-project/pull/107303
Also adjust the name to reflect the fact that it is not limited to
vectorrs with 3 elements now.
Added:
llvm/test/Analysis/CostModel/AArch64/fp-conversions-odd-vector-types.ll
Modified:
Removed:
llvm/test/Analysis/CostModel/AArch64/vec3-fp-conversions.ll
################################################################################
diff --git a/llvm/test/Analysis/CostModel/AArch64/fp-conversions-odd-vector-types.ll b/llvm/test/Analysis/CostModel/AArch64/fp-conversions-odd-vector-types.ll
new file mode 100644
index 00000000000000..51db7529386cd0
--- /dev/null
+++ b/llvm/test/Analysis/CostModel/AArch64/fp-conversions-odd-vector-types.ll
@@ -0,0 +1,227 @@
+; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py UTC_ARGS: --version 4
+; RUN: opt -passes="print<cost-model>" 2>&1 -disable-output -mtriple=arm64-apple-macosx < %s | FileCheck %s
+
+define <3 x i32> @fptoui_v3f32_to_v3i32(<3 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptoui_v3f32_to_v3i32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = fptoui <3 x float> %in to <3 x i32>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i32> %conv
+;
+ %conv = fptoui <3 x float> %in to <3 x i32>
+ ret <3 x i32> %conv
+}
+
+define <5 x i32> @fptoui_v5f32_to_v5i32(<5 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptoui_v5f32_to_v5i32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 2 for instruction: %conv = fptoui <5 x float> %in to <5 x i32>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <5 x i32> %conv
+;
+ %conv = fptoui <5 x float> %in to <5 x i32>
+ ret <5 x i32> %conv
+}
+
+define <3 x i16> @fptoui_v3f32_to_v3i16(<3 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptoui_v3f32_to_v3i16'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 15 for instruction: %conv = fptoui <3 x float> %in to <3 x i16>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i16> %conv
+;
+ %conv = fptoui <3 x float> %in to <3 x i16>
+ ret <3 x i16> %conv
+}
+
+define <5 x i16> @fptoui_v5f32_to_v5i16(<5 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptoui_v5f32_to_v5i16'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 25 for instruction: %conv = fptoui <5 x float> %in to <5 x i16>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <5 x i16> %conv
+;
+ %conv = fptoui <5 x float> %in to <5 x i16>
+ ret <5 x i16> %conv
+}
+
+define <3 x i8> @fptoui_v3f32_to_v3i8(<3 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptoui_v3f32_to_v3i8'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 15 for instruction: %conv = fptoui <3 x float> %in to <3 x i8>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i8> %conv
+;
+ %conv = fptoui <3 x float> %in to <3 x i8>
+ ret <3 x i8> %conv
+}
+
+define <9 x i8> @fptoui_v9f32_to_v9i8(<9 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptoui_v9f32_to_v9i8'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 45 for instruction: %conv = fptoui <9 x float> %in to <9 x i8>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <9 x i8> %conv
+;
+ %conv = fptoui <9 x float> %in to <9 x i8>
+ ret <9 x i8> %conv
+}
+
+define <3 x i32> @fptosi_v3f32_to_v3i32(<3 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptosi_v3f32_to_v3i32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = fptosi <3 x float> %in to <3 x i32>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i32> %conv
+;
+ %conv = fptosi <3 x float> %in to <3 x i32>
+ ret <3 x i32> %conv
+}
+
+define <6 x i32> @fptosi_v6f32_to_v6i32(<6 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptosi_v6f32_to_v6i32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 2 for instruction: %conv = fptosi <6 x float> %in to <6 x i32>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <6 x i32> %conv
+;
+ %conv = fptosi <6 x float> %in to <6 x i32>
+ ret <6 x i32> %conv
+}
+
+define <3 x i16> @fptosi_v3f32_to_v3i16(<3 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptosi_v3f32_to_v3i16'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 15 for instruction: %conv = fptosi <3 x float> %in to <3 x i16>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i16> %conv
+;
+ %conv = fptosi <3 x float> %in to <3 x i16>
+ ret <3 x i16> %conv
+}
+
+define <6 x i16> @fptosi_v6f32_to_v6i16(<6 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptosi_v6f32_to_v6i16'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 30 for instruction: %conv = fptosi <6 x float> %in to <6 x i16>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <6 x i16> %conv
+;
+ %conv = fptosi <6 x float> %in to <6 x i16>
+ ret <6 x i16> %conv
+}
+
+define <3 x i8> @fptosi_v3f32_to_v3i8(<3 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptosi_v3f32_to_v3i8'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 15 for instruction: %conv = fptosi <3 x float> %in to <3 x i8>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i8> %conv
+;
+ %conv = fptosi <3 x float> %in to <3 x i8>
+ ret <3 x i8> %conv
+}
+
+define <5 x i8> @fptosi_v5f32_to_v5i8(<5 x float> %in, ptr %dst) {
+; CHECK-LABEL: 'fptosi_v5f32_to_v5i8'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 25 for instruction: %conv = fptosi <5 x float> %in to <5 x i8>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <5 x i8> %conv
+;
+ %conv = fptosi <5 x float> %in to <5 x i8>
+ ret <5 x i8> %conv
+}
+
+define <3 x float> @uitofp_v3i32_to_v3f32(<3 x i32> %in, ptr %dst) {
+; CHECK-LABEL: 'uitofp_v3i32_to_v3f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = uitofp <3 x i32> %in to <3 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
+;
+ %conv = uitofp <3 x i32> %in to <3 x float>
+ ret <3 x float> %conv
+}
+
+define <5 x float> @uitofp_v5i32_to_v5f32(<5 x i32> %in, ptr %dst) {
+; CHECK-LABEL: 'uitofp_v5i32_to_v5f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 2 for instruction: %conv = uitofp <5 x i32> %in to <5 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <5 x float> %conv
+;
+ %conv = uitofp <5 x i32> %in to <5 x float>
+ ret <5 x float> %conv
+}
+
+define <3 x float> @uitofp_v3i16_to_v3f32(<3 x i16> %in, ptr %dst) {
+; CHECK-LABEL: 'uitofp_v3i16_to_v3f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = uitofp <3 x i16> %in to <3 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
+;
+ %conv = uitofp <3 x i16> %in to <3 x float>
+ ret <3 x float> %conv
+}
+
+define <7 x float> @uitofp_v7i16_to_v7f32(<7 x i16> %in, ptr %dst) {
+; CHECK-LABEL: 'uitofp_v7i16_to_v7f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 27 for instruction: %conv = uitofp <7 x i16> %in to <7 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <7 x float> %conv
+;
+ %conv = uitofp <7 x i16> %in to <7 x float>
+ ret <7 x float> %conv
+}
+
+define <3 x float> @uitofp_v3i8_to_v3f32(<3 x i8> %in, ptr %dst) {
+; CHECK-LABEL: 'uitofp_v3i8_to_v3f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = uitofp <3 x i8> %in to <3 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
+;
+ %conv = uitofp <3 x i8> %in to <3 x float>
+ ret <3 x float> %conv
+}
+
+define <11 x float> @uitofp_v11i8_to_v11f32(<11 x i8> %in, ptr %dst) {
+; CHECK-LABEL: 'uitofp_v11i8_to_v11f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 43 for instruction: %conv = uitofp <11 x i8> %in to <11 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <11 x float> %conv
+;
+ %conv = uitofp <11 x i8> %in to <11 x float>
+ ret <11 x float> %conv
+}
+
+define <3 x float> @sitofp_v3i32_to_v3f32(<3 x i32> %in, ptr %dst) {
+; CHECK-LABEL: 'sitofp_v3i32_to_v3f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = sitofp <3 x i32> %in to <3 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
+;
+ %conv = sitofp <3 x i32> %in to <3 x float>
+ ret <3 x float> %conv
+}
+
+define <7 x float> @sitofp_v7i32_to_v7f32(<7 x i32> %in, ptr %dst) {
+; CHECK-LABEL: 'sitofp_v7i32_to_v7f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 2 for instruction: %conv = sitofp <7 x i32> %in to <7 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <7 x float> %conv
+;
+ %conv = sitofp <7 x i32> %in to <7 x float>
+ ret <7 x float> %conv
+}
+
+define <3 x float> @sitofp_v3i16_to_v3f32(<3 x i16> %in, ptr %dst) {
+; CHECK-LABEL: 'sitofp_v3i16_to_v3f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = sitofp <3 x i16> %in to <3 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
+;
+ %conv = sitofp <3 x i16> %in to <3 x float>
+ ret <3 x float> %conv
+}
+
+define <6 x float> @sitofp_v6i16_to_v6f32(<6 x i16> %in, ptr %dst) {
+; CHECK-LABEL: 'sitofp_v6i16_to_v6f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 22 for instruction: %conv = sitofp <6 x i16> %in to <6 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <6 x float> %conv
+;
+ %conv = sitofp <6 x i16> %in to <6 x float>
+ ret <6 x float> %conv
+}
+
+define <3 x float> @sitofp_v3i8_to_v3f32(<3 x i8> %in, ptr %dst) {
+; CHECK-LABEL: 'sitofp_v3i8_to_v3f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = sitofp <3 x i8> %in to <3 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
+;
+ %conv = sitofp <3 x i8> %in to <3 x float>
+ ret <3 x float> %conv
+}
+
+define <8 x float> @sitofp_v8i8_to_v8f32(<8 x i8> %in, ptr %dst) {
+; CHECK-LABEL: 'sitofp_v8i8_to_v8f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 10 for instruction: %conv = sitofp <8 x i8> %in to <8 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <8 x float> %conv
+;
+ %conv = sitofp <8 x i8> %in to <8 x float>
+ ret <8 x float> %conv
+}
+
+define <7 x float> @sitofp_v7i8_to_v7f32(<7 x i8> %in, ptr %dst) {
+; CHECK-LABEL: 'sitofp_v7i8_to_v7f32'
+; CHECK-NEXT: Cost Model: Found an estimated cost of 27 for instruction: %conv = sitofp <7 x i8> %in to <7 x float>
+; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <7 x float> %conv
+;
+ %conv = sitofp <7 x i8> %in to <7 x float>
+ ret <7 x float> %conv
+}
diff --git a/llvm/test/Analysis/CostModel/AArch64/vec3-fp-conversions.ll b/llvm/test/Analysis/CostModel/AArch64/vec3-fp-conversions.ll
deleted file mode 100644
index 334c6107eb3832..00000000000000
--- a/llvm/test/Analysis/CostModel/AArch64/vec3-fp-conversions.ll
+++ /dev/null
@@ -1,110 +0,0 @@
-; NOTE: Assertions have been autogenerated by utils/update_analyze_test_checks.py UTC_ARGS: --version 4
-; RUN: opt -passes="print<cost-model>" 2>&1 -disable-output -mtriple=arm64-apple-macosx < %s | FileCheck %s
-
-define <3 x i32> @fptoui_v3f32_to_v3i32(<3 x float> %in, ptr %dst) {
-; CHECK-LABEL: 'fptoui_v3f32_to_v3i32'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = fptoui <3 x float> %in to <3 x i32>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i32> %conv
-;
- %conv = fptoui <3 x float> %in to <3 x i32>
- ret <3 x i32> %conv
-}
-
-define <3 x i16> @fptoui_v3f32_to_v3i16(<3 x float> %in, ptr %dst) {
-; CHECK-LABEL: 'fptoui_v3f32_to_v3i16'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 15 for instruction: %conv = fptoui <3 x float> %in to <3 x i16>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i16> %conv
-;
- %conv = fptoui <3 x float> %in to <3 x i16>
- ret <3 x i16> %conv
-}
-
-define <3 x i8> @fptoui_v3f32_to_v3i8(<3 x float> %in, ptr %dst) {
-; CHECK-LABEL: 'fptoui_v3f32_to_v3i8'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 15 for instruction: %conv = fptoui <3 x float> %in to <3 x i8>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i8> %conv
-;
- %conv = fptoui <3 x float> %in to <3 x i8>
- ret <3 x i8> %conv
-}
-
-define <3 x i32> @fptosi_v3f32_to_v3i32(<3 x float> %in, ptr %dst) {
-; CHECK-LABEL: 'fptosi_v3f32_to_v3i32'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = fptosi <3 x float> %in to <3 x i32>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i32> %conv
-;
- %conv = fptosi <3 x float> %in to <3 x i32>
- ret <3 x i32> %conv
-}
-
-define <3 x i16> @fptosi_v3f32_to_v3i16(<3 x float> %in, ptr %dst) {
-; CHECK-LABEL: 'fptosi_v3f32_to_v3i16'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 15 for instruction: %conv = fptosi <3 x float> %in to <3 x i16>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i16> %conv
-;
- %conv = fptosi <3 x float> %in to <3 x i16>
- ret <3 x i16> %conv
-}
-
-define <3 x i8> @fptosi_v3f32_to_v3i8(<3 x float> %in, ptr %dst) {
-; CHECK-LABEL: 'fptosi_v3f32_to_v3i8'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 15 for instruction: %conv = fptosi <3 x float> %in to <3 x i8>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x i8> %conv
-;
- %conv = fptosi <3 x float> %in to <3 x i8>
- ret <3 x i8> %conv
-}
-
-define <3 x float> @uitofp_v3i32_to_v3f32(<3 x i32> %in, ptr %dst) {
-; CHECK-LABEL: 'uitofp_v3i32_to_v3f32'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = uitofp <3 x i32> %in to <3 x float>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
-;
- %conv = uitofp <3 x i32> %in to <3 x float>
- ret <3 x float> %conv
-}
-
-define <3 x float> @uitofp_v3i16_to_v3f32(<3 x i16> %in, ptr %dst) {
-; CHECK-LABEL: 'uitofp_v3i16_to_v3f32'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = uitofp <3 x i16> %in to <3 x float>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
-;
- %conv = uitofp <3 x i16> %in to <3 x float>
- ret <3 x float> %conv
-}
-
-define <3 x float> @uitofp_v3i8_to_v3f32(<3 x i8> %in, ptr %dst) {
-; CHECK-LABEL: 'uitofp_v3i8_to_v3f32'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = uitofp <3 x i8> %in to <3 x float>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
-;
- %conv = uitofp <3 x i8> %in to <3 x float>
- ret <3 x float> %conv
-}
-
-define <3 x float> @sitofp_v3i32_to_v3f32(<3 x i32> %in, ptr %dst) {
-; CHECK-LABEL: 'sitofp_v3i32_to_v3f32'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = sitofp <3 x i32> %in to <3 x float>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
-;
- %conv = sitofp <3 x i32> %in to <3 x float>
- ret <3 x float> %conv
-}
-
-define <3 x float> @sitofp_v3i16_to_v3f32(<3 x i16> %in, ptr %dst) {
-; CHECK-LABEL: 'sitofp_v3i16_to_v3f32'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = sitofp <3 x i16> %in to <3 x float>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
-;
- %conv = sitofp <3 x i16> %in to <3 x float>
- ret <3 x float> %conv
-}
-
-define <3 x float> @sitofp_v3i8_to_v3f32(<3 x i8> %in, ptr %dst) {
-; CHECK-LABEL: 'sitofp_v3i8_to_v3f32'
-; CHECK-NEXT: Cost Model: Found an estimated cost of 1 for instruction: %conv = sitofp <3 x i8> %in to <3 x float>
-; CHECK-NEXT: Cost Model: Found an estimated cost of 0 for instruction: ret <3 x float> %conv
-;
- %conv = sitofp <3 x i8> %in to <3 x float>
- ret <3 x float> %conv
-}
More information about the llvm-commits
mailing list