[llvm] [AArch64] Generate revC for all (srl (bswap x), C) instructions when C is 16 or 32 (PR #105375)

via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 2 02:14:14 PDT 2024

Previous message: [llvm] [AArch64] Lower partial add reduction to udot or svdot (PR #101010)
Next message: [llvm] [AArch64] Generate revC for all (srl (bswap x), C) instructions when C is 16 or 32 (PR #105375)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/adprasad-nvidia edited https://github.com/llvm/llvm-project/pull/105375

Previous message: [llvm] [AArch64] Lower partial add reduction to udot or svdot (PR #101010)
Next message: [llvm] [AArch64] Generate revC for all (srl (bswap x), C) instructions when C is 16 or 32 (PR #105375)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list