[llvm] [TargetLowering][AMDGPU][ARM][RISCV][X86] Teach SimplifyDemandedBits to combine (srl (sra X, C1), ShAmt) -> sra(X, C1+ShAmt) (PR #101751)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Wed Aug 14 07:12:18 PDT 2024


topperc wrote:

@RKSimon what do you think about this patch?

https://github.com/llvm/llvm-project/pull/101751


More information about the llvm-commits mailing list