[llvm] [RISCV][MC] Remove register substitutions in `RISCVAsmPrinter`. NFC (PR #102728)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff a52e4866f92b11197004fac836caa56a58344cd7 59ea0cee39f59e0e0afe21ea4093a1df2599047e --extensions cpp -- llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp b/llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp
index 64e24394d6..d6b5772e80 100644
--- a/llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp
+++ b/llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp
@@ -997,16 +997,16 @@ static bool lowerRISCVVMachineInstrToMCInst(const MachineInstr *MI,
       Register Reg = MO.getReg();
 
       if (RISCV::VRN2M1RegClass.contains(Reg) ||
-                 RISCV::VRN2M2RegClass.contains(Reg) ||
-                 RISCV::VRN2M4RegClass.contains(Reg) ||
-                 RISCV::VRN3M1RegClass.contains(Reg) ||
-                 RISCV::VRN3M2RegClass.contains(Reg) ||
-                 RISCV::VRN4M1RegClass.contains(Reg) ||
-                 RISCV::VRN4M2RegClass.contains(Reg) ||
-                 RISCV::VRN5M1RegClass.contains(Reg) ||
-                 RISCV::VRN6M1RegClass.contains(Reg) ||
-                 RISCV::VRN7M1RegClass.contains(Reg) ||
-                 RISCV::VRN8M1RegClass.contains(Reg)) {
+          RISCV::VRN2M2RegClass.contains(Reg) ||
+          RISCV::VRN2M4RegClass.contains(Reg) ||
+          RISCV::VRN3M1RegClass.contains(Reg) ||
+          RISCV::VRN3M2RegClass.contains(Reg) ||
+          RISCV::VRN4M1RegClass.contains(Reg) ||
+          RISCV::VRN4M2RegClass.contains(Reg) ||
+          RISCV::VRN5M1RegClass.contains(Reg) ||
+          RISCV::VRN6M1RegClass.contains(Reg) ||
+          RISCV::VRN7M1RegClass.contains(Reg) ||
+          RISCV::VRN8M1RegClass.contains(Reg)) {
         Reg = TRI->getSubReg(Reg, RISCV::sub_vrm1_0);
         assert(Reg && "Subregister does not exist");
       }

``````````

</details>


https://github.com/llvm/llvm-project/pull/102728