[llvm] [SelectionDAG] Simplify vselect true, T, F -> T (PR #100992)

[Craig Topper via llvm-commits]

================
@@ -0,0 +1,10 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
+; RUN: llc < %s -mtriple=riscv64 -mattr=+v -verify-machineinstrs | FileCheck %s
----------------
topperc wrote:

> Wouldn't the x86_64 expensive checks bot catch this? https://lab.llvm.org/buildbot/#/builders/16

I think it would. I just wasn't sure what targets it builds.

https://github.com/llvm/llvm-project/pull/100992