[llvm] 1a9acd7 - [RISCV] Capitalize some variable names. NFC
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Sat Aug 3 13:38:17 PDT 2024
Author: Craig Topper
Date: 2024-08-03T13:37:53-07:00
New Revision: 1a9acd786d493b00c08d1611f51420d421b74cf1
URL: https://github.com/llvm/llvm-project/commit/1a9acd786d493b00c08d1611f51420d421b74cf1
DIFF: https://github.com/llvm/llvm-project/commit/1a9acd786d493b00c08d1611f51420d421b74cf1.diff
LOG: [RISCV] Capitalize some variable names. NFC
Added:
Modified:
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
Removed:
################################################################################
diff --git a/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp b/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
index 4de38db6e1fe9..20c24e8ab393d 100644
--- a/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
+++ b/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
@@ -1217,8 +1217,8 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
if (!N1C)
break;
uint64_t C1 = N1C->getZExtValue();
- const bool isC1Mask = isMask_64(C1);
- const bool isC1ANDI = isInt<12>(C1);
+ const bool IsC1Mask = isMask_64(C1);
+ const bool IsC1ANDI = isInt<12>(C1);
SDValue N0 = Node->getOperand(0);
@@ -1266,7 +1266,7 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
// Turn (and (srl x, c2) c1) -> (srli (slli x, c3-c2), c3) if c1 is a mask
// with c3 leading zeros.
- if (!LeftShift && isC1Mask) {
+ if (!LeftShift && IsC1Mask) {
unsigned Leading = XLen - llvm::bit_width(C1);
if (C2 < Leading) {
// If the number of leading zeros is C2+32 this can be SRLIW.
@@ -1454,7 +1454,7 @@ void RISCVDAGToDAGISel::Select(SDNode *Node) {
// available.
// Transform (and x, C1)
// -> (<bfextract> x, msb, lsb)
- if (isC1Mask && !isC1ANDI) {
+ if (IsC1Mask && !IsC1ANDI) {
const unsigned Msb = llvm::bit_width(C1) - 1;
if (tryUnsignedBitfieldExtract(Node, DL, VT, N0, Msb, 0))
return;
More information about the llvm-commits
mailing list