[llvm] [llvm][CodeGen] Address the issue of multiple resource reservations in window scheduling (PR #100301)
LLVM Continuous Integration via llvm-commits
llvm-commits at lists.llvm.org
Fri Aug 2 04:38:47 PDT 2024
llvm-ci wrote:
LLVM Buildbot has detected a new failure on builder `llvm-clang-x86_64-gcc-ubuntu` running on `sie-linux-worker3` while building `llvm` at step 6 "test-build-unified-tree-check-all".
Full details are available at: https://lab.llvm.org/buildbot/#/builders/174/builds/2746
Here is the relevant piece of the build log for the reference:
```
Step 6 (test-build-unified-tree-check-all) failure: test (failure)
******************** TEST 'LLVM :: CodeGen/Hexagon/swp-ws-resource-reserve.mir' FAILED ********************
Exit Code: 1
Command Output (stderr):
--
RUN: at line 2: /home/buildbot/buildbot-root/llvm-clang-x86_64-gcc-ubuntu/build/bin/llc --march=hexagon /home/buildbot/buildbot-root/llvm-clang-x86_64-gcc-ubuntu/llvm-project/llvm/test/CodeGen/Hexagon/swp-ws-resource-reserve.mir -run-pass=pipeliner -debug-only=pipeliner -window-sched=force -filetype=null -verify-machineinstrs 2>&1 -window-search-ratio=100 -window-search-num=100 -window-diff-limit=1 | /home/buildbot/buildbot-root/llvm-clang-x86_64-gcc-ubuntu/build/bin/FileCheck /home/buildbot/buildbot-root/llvm-clang-x86_64-gcc-ubuntu/llvm-project/llvm/test/CodeGen/Hexagon/swp-ws-resource-reserve.mir
+ /home/buildbot/buildbot-root/llvm-clang-x86_64-gcc-ubuntu/build/bin/llc --march=hexagon /home/buildbot/buildbot-root/llvm-clang-x86_64-gcc-ubuntu/llvm-project/llvm/test/CodeGen/Hexagon/swp-ws-resource-reserve.mir -run-pass=pipeliner -debug-only=pipeliner -window-sched=force -filetype=null -verify-machineinstrs -window-search-ratio=100 -window-search-num=100 -window-diff-limit=1
+ /home/buildbot/buildbot-root/llvm-clang-x86_64-gcc-ubuntu/build/bin/FileCheck /home/buildbot/buildbot-root/llvm-clang-x86_64-gcc-ubuntu/llvm-project/llvm/test/CodeGen/Hexagon/swp-ws-resource-reserve.mir
[1m/home/buildbot/buildbot-root/llvm-clang-x86_64-gcc-ubuntu/llvm-project/llvm/test/CodeGen/Hexagon/swp-ws-resource-reserve.mir:9:15: [0m[0;1;31merror: [0m[1mCHECK-NEXT: is not on the line after the previous match
[0m# CHECK-NEXT: Cycle [[CycleNum:[0-9]+]] [[[StageNum:S.[0-9]+]]]: {{%[0-9]+}}:hvxvr = V6_vaddw {{%[0-9]+}}:hvxvr, {{%[0-9]+}}:hvxvr
[0;1;32m ^
[0m[1m<stdin>:1003:2: [0m[0;1;30mnote: [0m[1m'next' match was here
[0m Cycle 0 [S.1]: %21:hvxvr = V6_vaddw %18:hvxvr, %19:hvxvr
[0;1;32m ^
[0m[1m<stdin>:1000:42: [0m[0;1;30mnote: [0m[1mprevious match ended here
[0mBest window offset is 6 and Best II is 2.
[0;1;32m ^
[0m[1m<stdin>:1001:1: [0m[0;1;30mnote: [0m[1mnon-matching line after previous match is here
[0m Cycle 0 [S.0]: %13:intregs = PHI %1:intregs, %bb.1, %14:intregs, %bb.3
[0;1;32m^
[0m
Input file: <stdin>
Check file: /home/buildbot/buildbot-root/llvm-clang-x86_64-gcc-ubuntu/llvm-project/llvm/test/CodeGen/Hexagon/swp-ws-resource-reserve.mir
-dump-input=help explains the following input dump.
Input was:
<<<<<<
[1m[0m[0;1;30m 1: [0m[1m[0;1;46mSU(0): %17:hvxvr, %14:intregs = V6_vL32b_pi %13:intregs(tied-def 1), 128 :: (load (s1024) from %ir.lsr.iv1) [0m
[0;1;30m 2: [0m[1m[0;1;46m # preds left : 0 [0m
[0;1;30m 3: [0m[1m[0;1;46m # succs left : 2 [0m
[0;1;30m 4: [0m[1m[0;1;46m # rdefs left : 0 [0m
[0;1;30m 5: [0m[1m[0;1;46m Latency : 1 [0m
[0;1;30m 6: [0m[1m[0;1;46m Depth : 0 [0m
[0;1;30m 7: [0m[1m[0;1;46m Height : 3 [0m
[0;1;30m 8: [0m[1m[0;1;46m Successors: [0m
[0;1;30m 9: [0m[1m[0;1;46m SU(3): Data Latency=1 Reg=%17 [0m
[0;1;30m 10: [0m[1m[0;1;46m SU(2): Data Latency=1 Reg=%17 [0m
[0;1;30m 11: [0m[1m[0;1;46m SU(1): Data Latency=0 Reg=%17 [0m
[0;1;30m 12: [0m[1m[0;1;46m ExitSU: Data Latency=1 Reg=%14 [0m
[0;1;30m 13: [0m[1m[0;1;46m Pressure Diff : HvxVR -1 [0m
[0;1;30m 14: [0m[1m[0;1;46m Single Issue : false; [0m
[0;1;30m 15: [0m[1m[0;1;46mSU(1): %18:hvxvr = V6_vaddw %7:hvxvr, %17:hvxvr [0m
[0;1;30m 16: [0m[1m[0;1;46m # preds left : 0 [0m
[0;1;30m 17: [0m[1m[0;1;46m # succs left : 0 [0m
[0;1;30m 18: [0m[1m[0;1;46m # rdefs left : 0 [0m
[0;1;30m 19: [0m[1m[0;1;46m Latency : 1 [0m
[0;1;30m 20: [0m[1m[0;1;46m Depth : 0 [0m
[0;1;30m 21: [0m[1m[0;1;46m Height : 2 [0m
[0;1;30m 22: [0m[1m[0;1;46m Predecessors: [0m
...
```
https://github.com/llvm/llvm-project/pull/100301
More information about the llvm-commits
mailing list