[llvm] [GISEL][RISCV] RegBank Scalable Vector Load/Store (PR #99932)

[Craig Topper via llvm-commits]

================
@@ -310,10 +310,17 @@ RISCVRegisterBankInfo::getInstrMapping(const MachineInstr &MI) const {
   switch (Opc) {
   case TargetOpcode::G_LOAD: {
     LLT Ty = MRI.getType(MI.getOperand(0).getReg());
-    OpdsMapping[0] = GPRValueMapping;
-    OpdsMapping[1] = GPRValueMapping;
+    TypeSize Size = Ty.getSizeInBits();
+    if (Ty.isVector()) {
+      OpdsMapping[0] = getVRBValueMapping(Size.getKnownMinValue());
+      OpdsMapping[1] = getVRBValueMapping(Size.getKnownMinValue());
+    } else {
+      OpdsMapping[0] = GPRValueMapping;
+      OpdsMapping[1] = GPRValueMapping;
+    }
     // Use FPR64 for s64 loads on rv32.
-    if (GPRSize == 32 && Ty.getSizeInBits() == 64) {
+    if (!Ty.isVector() && GPRSize == 32 &&
+        Ty.getSizeInBits().getKnownMinValue() == 64) {
----------------
topperc wrote:

Use getFixedValue() instead of getKnownMinValue(). It should not be scalable since we already checked !Ty.isVector().

https://github.com/llvm/llvm-project/pull/99932