[llvm] [AArch64] Lower partial add reduction to udot or svdot (PR #101010)
Sam Tebbs via llvm-commits
llvm-commits at lists.llvm.org
Mon Jul 29 11:13:11 PDT 2024
================
@@ -1971,6 +1971,57 @@ bool AArch64TargetLowering::shouldExpandGetActiveLaneMask(EVT ResVT,
return false;
}
+bool AArch64TargetLowering::shouldExpandPartialReductionIntrinsic(
+ const CallInst *CI) const {
+ const bool TargetLowers = false;
+ const bool GenericLowers = true;
+
+ auto *I = dyn_cast<IntrinsicInst>(CI);
+ if (!I)
+ return GenericLowers;
----------------
SamTebbs33 wrote:
I think it should be. It's only called from somewhere where it is an intrinsic so I'll change this to an assertion.
https://github.com/llvm/llvm-project/pull/101010
More information about the llvm-commits
mailing list