[llvm] [DAG] Support saturated truncate (PR #99418)

[via llvm-commits]

================
@@ -1410,6 +1410,12 @@ AArch64TargetLowering::AArch64TargetLowering(const TargetMachine &TM,
     }
   }
 
+  for (MVT VT : {MVT::v8i16, MVT::v4i32}) {
----------------
ParkHanbum wrote:

I can add it, but I don't know which pattern is suitable for it.

https://github.com/llvm/llvm-project/pull/99418