[llvm] [RISCV] Add unit strided load/store to whole register peephole (PR #100116)

Luke Lau via llvm-commits llvm-commits at lists.llvm.org
Tue Jul 23 20:53:02 PDT 2024


https://github.com/lukel97 closed https://github.com/llvm/llvm-project/pull/100116


More information about the llvm-commits mailing list