[llvm] [GISel][TableGen] Generate getRegBankFromRegClass (PR #99896)

[Matt Arsenault via llvm-commits]

https://github.com/arsenm commented:

Does this improve compile time at all? I assume this can't deal with the AMDGPU ambiguous i1 case? 

https://github.com/llvm/llvm-project/pull/99896