[llvm] [DAG] Support saturated truncate (PR #99418)

[via llvm-commits]

================
@@ -1274,6 +1274,8 @@ AArch64TargetLowering::AArch64TargetLowering(const TargetMachine &TM,
       setOperationAction(ISD::AVGCEILU, VT, Legal);
       setOperationAction(ISD::ABDS, VT, Legal);
       setOperationAction(ISD::ABDU, VT, Legal);
+      setOperationAction(ISD::TRUNCATE_SSAT, VT, Legal);
----------------
ParkHanbum wrote:

@davemgreen got it. I will change it to custom so that it is handled properly when legalizing the operand.

https://github.com/llvm/llvm-project/pull/99418