[llvm] [RISCV] vsetvl pseudo may cross inline asm without sideeffect (PR #97794)
Kito Cheng via llvm-commits
llvm-commits at lists.llvm.org
Mon Jul 15 02:16:47 PDT 2024
kito-cheng wrote:
GCC no guarantee on this situation as well, I guess best way should be model the dep in the inline asm rather than mark vsetvli with sideeffect.
https://github.com/llvm/llvm-project/pull/97794
More information about the llvm-commits
mailing list