[llvm] [RISCV] Use EXTLOAD in lowerVECTOR_SHUFFLE. (PR #97862)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Fri Jul 5 19:34:24 PDT 2024

Previous message: [llvm] [RISCV] Use EXTLOAD in lowerVECTOR_SHUFFLE. (PR #97862)
Next message: [compiler-rt] [llvm] [compiler-rt][X86] Unify getAMDProcessorTypeAndSubType (PR #97863)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/97862

Previous message: [llvm] [RISCV] Use EXTLOAD in lowerVECTOR_SHUFFLE. (PR #97862)
Next message: [compiler-rt] [llvm] [compiler-rt][X86] Unify getAMDProcessorTypeAndSubType (PR #97863)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list