[llvm] [X86] Combine VPERMV3 to VPERMV for i8/i16 (PR #96414)
via llvm-commits
llvm-commits at lists.llvm.org
Sun Jun 23 20:41:10 PDT 2024
================
@@ -41273,6 +41273,33 @@ static SDValue combineTargetShuffle(SDValue N, const SDLoc &DL,
return SDValue();
}
+ case X86ISD::VPERMV3: {
+ // VPERM[I,T]2[B,W] are 3 uops on Skylake and Icelake so we try to use
+ // VPERMV.
+ if (VT.is512BitVector() || (VT.is256BitVector() && !Subtarget.hasEVEX512()))
+ return SDValue();
+ MVT ElementVT = VT.getVectorElementType();
+ if (ElementVT != MVT::i8 && ElementVT != MVT::i16)
+ return SDValue();
----------------
goldsteinn wrote:
Can we try to scale the `i8`/`i16` cases?
https://github.com/llvm/llvm-project/pull/96414
More information about the llvm-commits
mailing list