[llvm] c6a257f - [AArch64] Fix || Add brackets for || inside of assert

[David Green via llvm-commits]

Author: David Green
Date: 2024-06-21T09:26:45+01:00
New Revision: c6a257fe0fc9ba677d96929a34dedc5f243aad7d

URL: https://github.com/llvm/llvm-project/commit/c6a257fe0fc9ba677d96929a34dedc5f243aad7d
DIFF: https://github.com/llvm/llvm-project/commit/c6a257fe0fc9ba677d96929a34dedc5f243aad7d.diff

LOG: [AArch64] Fix || Add brackets for || inside of assert

Fixes:
llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def:185:12: warning: suggest parentheses around ‘&&’ within ‘||’ [-Wparentheses]
assert(!Size.isScalable() || MinSize >= 128
                             ~~~~~~~~~~~~~~
       && "Scalable vector types should have size of at least 128 bits");

Added: 
    

Modified: 
    llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def b/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def
index d243ca51cdcb9..82066b48c84b4 100644
--- a/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def
+++ b/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def
@@ -181,8 +181,8 @@ unsigned AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset(unsigned RBIdx,
   }
   if (RBIdx == PMI_FirstFPR) {
     const unsigned MinSize = Size.getKnownMinValue();
-    assert(!Size.isScalable() || MinSize >= 128
-           && "Scalable vector types should have size of at least 128 bits");
+    assert((!Size.isScalable() || MinSize >= 128) &&
+           "Scalable vector types should have size of at least 128 bits");
     if (MinSize <= 16)
       return 0;
     if (MinSize <= 32)