[llvm] e577f96 - [AMDGPU] Move FeatureMaxHardClauseLength32 into FeatureISAVersion12. NFC. (#95808)

[via llvm-commits]

Author: Jay Foad
Date: 2024-06-17T17:40:27+01:00
New Revision: e577f96e3b5e6f2b9f0687fd61ef9c68ca36afbe

URL: https://github.com/llvm/llvm-project/commit/e577f96e3b5e6f2b9f0687fd61ef9c68ca36afbe
DIFF: https://github.com/llvm/llvm-project/commit/e577f96e3b5e6f2b9f0687fd61ef9c68ca36afbe.diff

LOG: [AMDGPU] Move FeatureMaxHardClauseLength32 into FeatureISAVersion12. NFC. (#95808)

Added: 
    

Modified: 
    llvm/lib/Target/AMDGPU/AMDGPU.td

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/AMDGPU/AMDGPU.td b/llvm/lib/Target/AMDGPU/AMDGPU.td
index d0d7a9dc17247..65c4abef2bf8a 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPU.td
+++ b/llvm/lib/Target/AMDGPU/AMDGPU.td
@@ -1168,8 +1168,7 @@ def FeatureGFX12 : GCNSubtargetFeatureGeneration<"GFX12",
    FeatureNoDataDepHazard, FeaturePkFmacF16Inst,
    FeatureA16, FeatureFastDenormalF32, FeatureG16,
    FeatureUnalignedBufferAccess, FeatureUnalignedDSAccess,
-   FeatureTrue16BitInsts, FeatureDefaultComponentBroadcast,
-   FeatureMaxHardClauseLength32
+   FeatureTrue16BitInsts, FeatureDefaultComponentBroadcast
   ]
 >;
 
@@ -1572,7 +1571,8 @@ def FeatureISAVersion12 : FeatureSet<
    FeatureHasRestrictedSOffset,
    FeatureVGPRSingleUseHintInsts,
    FeatureScalarDwordx3Loads,
-   FeatureDPPSrc1SGPR]>;
+   FeatureDPPSrc1SGPR,
+   FeatureMaxHardClauseLength32]>;
 
 def FeatureISAVersion12_Generic: FeatureSet<
   !listconcat(FeatureISAVersion12.Features,