[llvm] [AMDGPU] Move FeatureMaxHardClauseLength32 into FeatureISAVersion12. NFC. (PR #95808)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Jun 17 09:14:57 PDT 2024
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-amdgpu
Author: Jay Foad (jayfoad)
<details>
<summary>Changes</summary>
---
Full diff: https://github.com/llvm/llvm-project/pull/95808.diff
1 Files Affected:
- (modified) llvm/lib/Target/AMDGPU/AMDGPU.td (+3-3)
``````````diff
diff --git a/llvm/lib/Target/AMDGPU/AMDGPU.td b/llvm/lib/Target/AMDGPU/AMDGPU.td
index d0d7a9dc17247..65c4abef2bf8a 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPU.td
+++ b/llvm/lib/Target/AMDGPU/AMDGPU.td
@@ -1168,8 +1168,7 @@ def FeatureGFX12 : GCNSubtargetFeatureGeneration<"GFX12",
FeatureNoDataDepHazard, FeaturePkFmacF16Inst,
FeatureA16, FeatureFastDenormalF32, FeatureG16,
FeatureUnalignedBufferAccess, FeatureUnalignedDSAccess,
- FeatureTrue16BitInsts, FeatureDefaultComponentBroadcast,
- FeatureMaxHardClauseLength32
+ FeatureTrue16BitInsts, FeatureDefaultComponentBroadcast
]
>;
@@ -1572,7 +1571,8 @@ def FeatureISAVersion12 : FeatureSet<
FeatureHasRestrictedSOffset,
FeatureVGPRSingleUseHintInsts,
FeatureScalarDwordx3Loads,
- FeatureDPPSrc1SGPR]>;
+ FeatureDPPSrc1SGPR,
+ FeatureMaxHardClauseLength32]>;
def FeatureISAVersion12_Generic: FeatureSet<
!listconcat(FeatureISAVersion12.Features,
``````````
</details>
https://github.com/llvm/llvm-project/pull/95808
More information about the llvm-commits
mailing list