[llvm] [AArch64][GISel] Assign registers into FPR if they feed into FP instructions indirectly via PHI (PR #94618)

via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 11 10:16:39 PDT 2024

Previous message: [llvm] [AArch64][GISel] Assign registers into FPR if they feed into FP instructions indirectly via PHI (PR #94618)
Next message: [llvm] [BOLT][AArch64] Implement PLTCall optimization (PR #93584)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/Him188 edited https://github.com/llvm/llvm-project/pull/94618

Previous message: [llvm] [AArch64][GISel] Assign registers into FPR if they feed into FP instructions indirectly via PHI (PR #94618)
Next message: [llvm] [BOLT][AArch64] Implement PLTCall optimization (PR #93584)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list