[llvm] [BOLT][AArch64] Implement PLTCall optimization (PR #93584)

Paschalis Mpeis via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 11 01:20:32 PDT 2024

Previous message: [llvm] [AArch64][GISel] Assign registers into FPR if they feed into FP instructions indirectly via PHI (PR #94618)
Next message: [llvm] [BOLT][AArch64] Implement PLTCall optimization (PR #93584)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

paschalis-mpeis wrote:

Hi all,

if there are not further comments, I will be merging this PR by EOD.
Once again thank you all for the feedback and suggestions.

https://github.com/llvm/llvm-project/pull/93584

Previous message: [llvm] [AArch64][GISel] Assign registers into FPR if they feed into FP instructions indirectly via PHI (PR #94618)
Next message: [llvm] [BOLT][AArch64] Implement PLTCall optimization (PR #93584)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list