[llvm] [DAG] isKnownNeverZero - add more cases for UDIV, SDIV, SRA, and SRL (PR #89522)

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 10 03:38:39 PDT 2024

Previous message: [llvm] [SelectionDAG] Add support for the 3-way comparison intrinsics [US]CMP (PR #91871)
Next message: [llvm] [DAG] isKnownNeverZero - add more cases for UDIV, SDIV, SRA, and SRL (PR #89522)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RKSimon edited https://github.com/llvm/llvm-project/pull/89522

Previous message: [llvm] [SelectionDAG] Add support for the 3-way comparison intrinsics [US]CMP (PR #91871)
Next message: [llvm] [DAG] isKnownNeverZero - add more cases for UDIV, SDIV, SRA, and SRL (PR #89522)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list