[llvm] [AMDGPU] Reserved private memory register during PEI (PR #93536)

[Matt Arsenault via llvm-commits]

================
@@ -2083,6 +2083,9 @@ bool SIRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator MI,
 
   assert(SPAdj == 0 && "unhandled SP adjustment in call sequence?");
 
+  MachineRegisterInfo &MRI = MF->getRegInfo();
+  assert(MRI.isReserved(MFI->getScratchRSrcReg()));
----------------
arsenm wrote:

Fold the getRegInfo call into the assert, this is unused variable in release 

https://github.com/llvm/llvm-project/pull/93536