[llvm] [AArch64][GISel] Support SVE with 128-bit min-size for G_LOAD and G_STORE (PR #92130)
via llvm-commits
llvm-commits at lists.llvm.org
Fri May 24 06:36:08 PDT 2024
================
@@ -901,6 +901,27 @@ static unsigned selectLoadStoreUIOp(unsigned GenericOpc, unsigned RegBankID,
return GenericOpc;
}
+/// Select the AArch64 opcode for the G_LOAD or G_STORE operation for scalable
+/// vectors.
+/// \p ElementSize size of the element of the scalable vector
+static unsigned selectLoadStoreSVEOp(const unsigned GenericOpc,
----------------
Him188 wrote:
I did some investigation and found that the patch is actually using the existing tablegen-ed patterns in `selectImpl`. The added instruction selector code is just skipped.
https://github.com/llvm/llvm-project/pull/92130
More information about the llvm-commits
mailing list