[llvm] [AArch64][GISel] Support SVE with 128-bit min-size for G_LOAD and G_STORE (PR #92130)
Madhur Amilkanthwar via llvm-commits
llvm-commits at lists.llvm.org
Tue May 21 08:36:35 PDT 2024
================
@@ -145,6 +145,15 @@ static cl::opt<bool> EnableExtToTBL("aarch64-enable-ext-to-tbl", cl::Hidden,
static cl::opt<unsigned> MaxXors("aarch64-max-xors", cl::init(16), cl::Hidden,
cl::desc("Maximum of xors"));
+// By turning this on, we will not fallback to DAG ISel when encountering
+// scalable vector types for all instruction, even if SVE is not yet supported
+// with some instructions.
+// See [AArch64TargetLowering::fallbackToDAGISel] for implementation details.
+static cl::opt<bool> EnableSVEGISel(
+ "aarch64-enable-sve-gisel", cl::Hidden,
----------------
madhur13490 wrote:
Better would be -aarch64-enable-gisel-sve.
https://github.com/llvm/llvm-project/pull/92130
More information about the llvm-commits
mailing list