[llvm] [Exegesis][RISCV] Add RISCV support for llvm-exegesis (PR #89047)
Michael Maitland via llvm-commits
llvm-commits at lists.llvm.org
Tue May 21 06:55:23 PDT 2024
================
@@ -166,6 +166,9 @@ Instruction::create(const MCInstrInfo &InstrInfo,
BitVector ImplUseRegs = RATC.emptyRegisters();
BitVector AllDefRegs = RATC.emptyRegisters();
BitVector AllUseRegs = RATC.emptyRegisters();
+ BitVector MemoryRegs = RATC.emptyRegisters();
----------------
michaelmaitland wrote:
I think we should remove it until it is used.
https://github.com/llvm/llvm-project/pull/89047
More information about the llvm-commits
mailing list