[llvm] [X86][MC] Support Intel FRED and LKGS instructions. (PR #91909)

Shengchen Kan via llvm-commits llvm-commits at lists.llvm.org
Sun May 12 23:22:29 PDT 2024


================
@@ -212,6 +218,12 @@ def MOV16sm : I<0x8E, MRMSrcMem, (outs SEGMENT_REG:$dst), (ins i16mem:$src),
 
 let SchedRW = [WriteSystem] in {
 def SWAPGS : I<0x01, MRM_F8, (outs), (ins), "swapgs", []>, TB;
+// LKGS instructions
+let mayLoad = 1 in
+def LKGS16m : I<0x00, MRM6m, (outs), (ins i16mem:$src), "lkgs{w}\t$src",
----------------
KanRobert wrote:

```
Execution of LKGS causes an invalid-opcode exception (#UD) if CPL > 0 or if the
logical processor is not in 64-bit mode.
```
SideEffect?

https://github.com/llvm/llvm-project/pull/91909


More information about the llvm-commits mailing list