[llvm] [RISCV][TTI] Support fdiv/udiv/sdiv/srem/urem in getArithmeticInstrCost (PR #89170)

Shih-Po Hung via llvm-commits llvm-commits at lists.llvm.org
Sun May 12 18:48:05 PDT 2024

Previous message: [llvm] [RISCV][TTI] Support fdiv/udiv/sdiv/srem/urem in getArithmeticInstrCost (PR #89170)
Next message: [llvm] 23b673e - [DAG][AArch64] Handle vscale addressing modes in reassociationCanBreakAddressingModePattern (#89908)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/arcbbb closed https://github.com/llvm/llvm-project/pull/89170

Previous message: [llvm] [RISCV][TTI] Support fdiv/udiv/sdiv/srem/urem in getArithmeticInstrCost (PR #89170)
Next message: [llvm] 23b673e - [DAG][AArch64] Handle vscale addressing modes in reassociationCanBreakAddressingModePattern (#89908)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list