[llvm] ISel/AArch64: custom lower vector ISD::[L]LRINT (PR #89035)

Ramkumar Ramachandra via llvm-commits llvm-commits at lists.llvm.org
Fri May 10 12:51:28 PDT 2024

Previous message: [llvm] ISel/AArch64: custom lower vector ISD::[L]LRINT (PR #89035)
Next message: [llvm] Promote the Pseudo Opcode of instructions that deduce the sign extension for extsw from 32 bits to 64 bits when eliminating the extsw instruction in PPCMIPeepholes optimization. (PR #85451)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/artagnon closed https://github.com/llvm/llvm-project/pull/89035

Previous message: [llvm] ISel/AArch64: custom lower vector ISD::[L]LRINT (PR #89035)
Next message: [llvm] Promote the Pseudo Opcode of instructions that deduce the sign extension for extsw from 32 bits to 64 bits when eliminating the extsw instruction in PPCMIPeepholes optimization. (PR #85451)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list