[llvm] [RISC-V] Limit vscale interleaving to addrspace 0. (PR #91573)

Luke Lau via llvm-commits llvm-commits at lists.llvm.org
Thu May 9 09:26:07 PDT 2024


================
@@ -21048,6 +21048,11 @@ bool RISCVTargetLowering::isLegalInterleavedAccessType(
       return false;
 
     ContainerVT = getContainerForFixedLengthVector(VT.getSimpleVT());
+  } else {
+    // The intrinsics for scalable vectors are not overloaded on pointer type
+    // and can only handle the default address space.
+    if (AddrSpace)
+      return false;
----------------
lukel97 wrote:

Nit, you could remove the else here

https://github.com/llvm/llvm-project/pull/91573


More information about the llvm-commits mailing list