[llvm] [AMDGPU] Enhance s_waitcnt insertion before barrier for gfx12 (PR #90595)
Pierre van Houtryve via llvm-commits
llvm-commits at lists.llvm.org
Tue Apr 30 05:09:27 PDT 2024
================
@@ -1386,6 +1386,14 @@ class SIInstrInfo final : public AMDGPUGenInstrInfo {
// This is used if an operand is a 32 bit register but needs to be aligned
// regardless.
void enforceOperandRCAlignment(MachineInstr &MI, unsigned OpName) const;
+
+ bool isBarrierStart(uint16_t Opcode) const {
----------------
Pierre-vh wrote:
We use unsigned for opcodes in general, I think this should also use unsigned to be consistent (though it doesn't really matter)
https://github.com/llvm/llvm-project/pull/90595
More information about the llvm-commits
mailing list